




STM403N095LSH8H

Dual N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- Low $R_{DS(on)}$
- Low Input Capacitance
- Suffix "H" indicates Halogen-free parts, ex. STM403N095LSH8H

PIN CONFIGURATION



Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit	
Drain-Source Voltage	V_{DS}	30	V	
Gate-Source Voltage	V_{GS}	± 20		
Continuous Drain Current	I_D	$T_c=25^\circ\text{C}$	40	A
		$T_c=100^\circ\text{C}$	25	
Pulsed Drain Current (Note 1)	I_{DM}	90	A	
Avalanche Current	I_{AS}	21	A	
Avalanche Energy (Note 2)	E_{AS}	22	mJ	
Power Dissipation	P_D	21.9	W	
Thermal Resistance from Junction to Ambient (Note 3)	$R_{\theta JA}$	80	$^\circ\text{C}/\text{W}$	
Thermal Resistance from Junction to Case	$R_{\theta JC}$	5.7	$^\circ\text{C}/\text{W}$	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	- 55 to + 150	$^\circ\text{C}$	

Note:

1. The data tested by pulsed, pulse width $\leq 100\mu\text{s}$, duty cycle $\leq 2\%$, Reptitive rating, pulse width limited by junction temperature $T_{J(MAX)}=150^\circ\text{C}$.
2. Limited by $T_{J(MAX)}$, starting $T_J=25^\circ\text{C}$, $L=0.1\text{mH}$, $R_g=25\Omega$, $I_D=21\text{A}$, $V_{GS}=10\text{V}$.
3. Device mounted on FR-4 substrate PC board, 2oz copper, with 1 inch² copper plate in still air.



STM403N095LSH8H

Dual N-Channel Enhancement Mode Field Effect Transistor

Electrical Characteristics ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Parameter	Conditions	Symbol	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}$	$V_{(BR)DSS}$	30	-	-	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	$V_{GS(th)}$	1.0	-	2.5	V
Zero Gate Voltage Drain Current	$V_{DS} = 24\text{V}$	I_{DSS}	-	-	1	μA
Gate Leakage Current	$V_{GS} = \pm 20\text{V}$	I_{GSS}	-	-	± 100	nA
Drain-Source On-Resistance	$V_{GS} = 10\text{V}, I_D = 15\text{A}$	$R_{DS(on)}$	-	8.0	10.2	m Ω
	$V_{GS} = 4.5\text{V}, I_D = 10\text{A}$		-	-	13.5	
Forward Transconductance	$V_{DS} = 5\text{V}, I_D = 15\text{A}$	g_{FS}	-	13.8	-	S
Dynamic						
Gate Resistance	$V_{DS} = 0\text{V}, f = 1\text{MHz}$	R_g	-	1.6	-	Ω
Total Gate Charge	$V_{DS} = 15\text{V}, V_{GS} = 4.5\text{V}, I_D = 15\text{A}$	Q_g	-	12	-	nC
			-	23	-	
Gate-Source Charge	$V_{DS} = 15\text{V}, V_{GS} = 10\text{V}, I_D = 15\text{A}$	Q_{gs}	-	3	-	nC
Gate-Drain Charge		Q_{gd}	-	6	-	
Input Capacitance	$V_{DS} = 15\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$	C_{iss}	-	1122	-	pF
Output Capacitance		C_{oss}	-	139	-	
Reverse Transfer Capacitance		C_{rss}	-	106	-	
Turn on Delay Time	$V_{DS} = 15\text{V}, I_D = 15\text{A}$ $V_{GS} = 10\text{V}, R_g = 2.2\Omega$	$t_{d(on)}$	-	13	-	ns
Turn on Rise Time		t_r	-	71	-	
Turn off Delay Time		$t_{d(off)}$	-	13	-	
Turn off Fall Time		t_f	-	21	-	
Drain-Source Body Diode						
Diode Forward Voltage	$V_{GS} = 0\text{V}, I_S = 15\text{A}$	V_{SD}	-	-	1.2	V
Diode Continuous Forward Current	-	I_S	-	-	40	A
Diode Pulse Current		I_{SM}	-	-	90	A
Reverse Recovery Time	$I_S = 15\text{A}, di/dt = 100\text{A}/\mu\text{s}$	t_{rr}	-	6.5	-	ns
Reverse Recovery Charge		Q_{rr}	-	1.4	-	nC



STM403N095LSH8H

Dual N-Channel Enhancement Mode Field Effect Transistor

RATINGS AND CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 Typical Transfer Characteristics




Fig.3 Gate Threshold Voltage vs. Junction Temperature




Fig.4 Static Drain-Source On-State Resistance vs. Gate-Source Voltage




Fig.5 Static Drain-Source On-State Resistance vs. Drain Current




Fig.6 Body Diode Forward Voltage vs. Source Current



STM403N095LSH8H

Dual N-Channel Enhancement Mode Field Effect Transistor




Fig.7 Drain-Source On-State Resistance vs Junction Temperature




Fig.8 Capacitance vs Drain-Source Voltage




Fig.9 Breakdown Voltage vs Junction Temperature




Fig.10 Drain-Source Leakage Current vs Junction Temperature




Fig.11 Gate Charge Characteristics




Fig.12 Safe Operation Area



STM403N095LSH8H

Dual N-Channel Enhancement Mode Field Effect Transistor




Fig.13 Maximum Transient Thermal Impedance




Fig.14 Maximum Transient Thermal Impedance




STM403N095LSH8H


Dual N-Channel Enhancement Mode Field Effect Transistor

PACKAGE DIMENSION


DFN5×6-8L



Top View



Bottom View



Side View

Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	0.700	0.900	0.028	0.035
A1	0.000	0.050	0.000	0.002
b	0.240	0.350	0.009	0.014
c	0.100	0.250	0.004	0.010
D1	2.400	2.600	0.094	0.102
D2	0.300	0.500	0.012	0.020
D3	2.500	2.700	0.098	0.106
D4	3.000	3.200	0.118	0.126
D5	0.935	1.135	0.037	0.045
E	2.900	3.100	0.114	0.122
E1	3.100	3.300	0.122	0.130
E2	1.650	1.850	0.065	0.073
E3	0.480	0.680	0.019	0.027
E4	0.230	0.430	0.009	0.017
E5	0.200	0.400	0.008	0.016
E6	0.250	0.150	0.010	0.006
e	0.600	0.700	0.024	0.028
K	0.520	0.720	0.020	0.028
L	0.300	0.500	0.012	0.020
L1	0.000	0.100	0.000	0.004
L2	0.330	0.530	0.013	0.021
L3	0.275	0.475	0.011	0.019
H	0	12°	0	12°