




# SMTR10N065LK3H

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

· Suffix "H" indicates Halogen-free parts, ex.SMTR10N065LK3H

### PIN CONFIGURATION



D	Drain
G	Gate
S	Source

### Maximum Ratings( $T_A = 25\text{ }^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current	$I_D$	$T_C = 25^\circ\text{C}$	60.0
		$T_C = 100^\circ\text{C}$	37.8
Pulsed Drain Current (Note 1)	$I_{DM}$	250	A
Avalanche Current	$I_{AS}$	11.9	A
Single Pulse Avalanche Energy (Note 2)	$E_{AS}$	7	mJ
Power Dissipation	$P_D$	52	W
Thermal Resistance from Junction to Ambient (Note 3)	$R_{\theta JA}$	35	$^\circ\text{C}/\text{W}$
Thermal Resistance from Junction to Case	$R_{\theta JC}$	2.4	$^\circ\text{C}/\text{W}$
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to + 150	$^\circ\text{C}$

Note:

1. The data tested by pulsed, pulse width  $\leq 100\mu\text{s}$ , duty cycle  $\leq 2\%$ , Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)} = 150^\circ\text{C}$ .
2. Limited by  $T_{J(MAX)}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.1\text{mH}$ ,  $R_g = 25\Omega$ ,  $I_{AS} = 11.9\text{A}$ ,  $V_{GS} = 10\text{V}$ .
3. Device mounted on FR-4 substrate PC board, 2oz copper, with 1-inch square copper plate in still air.



# SMTR10N065LK3H

## N-Channel Enhancement Mode Field Effect Transistor

### Electrical Characteristics ( $T_A=25\text{ }^\circ\text{C}$ unless otherwise specified)

Parameter	Conditions	Symbol	Min.	Typ.	Max.	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}$	$V_{(BR)DSS}$	100	-	-	V
Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	$V_{GS(th)}$	1.2	-	2.5	V
Zero Gate Voltage Drain Current	$V_{DS}=100\text{V}$	$I_{DSS}$	-	-	1	$\mu\text{A}$
Gate Leakage Current	$V_{GS}=\pm 20\text{V}$	$I_{GSS}$	-	-	$\pm 100$	nA
Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$	$R_{DS(on)}$	-	6.5	8.3	m $\Omega$
	$V_{GS}=4.5\text{V}, I_D=15\text{A}$		-	-	10.6	
<b>Dynamic</b>						
Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$	$g_{FS}$	-	44	-	S
Gate Resistance	$V_{DS}=0\text{V}, V_{GS}=0, f=1\text{MHz}$	$R_g$	-	0.8	-	$\Omega$
Total Gate Charge	$V_{DS}=50\text{V}, V_{GS}=4.5\text{V}, I_D=20\text{A}$	$Q_g$	-	29.7	-	nC
			-	56.4	-	
Gate-Source Charge	$V_{DS}=50\text{V}, V_{GS}=10\text{V}, I_D=20\text{A}$	$Q_{gs}$	-	8.4	-	nC
Gate-Drain Charge		$Q_{gd}$	-	15.5	-	
Input Capacitance	$V_{DS}=50\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$	$C_{iss}$	-	2520	-	pF
Output Capacitance		$C_{oss}$	-	375	-	
Reverse Transfer Capacitance		$C_{rss}$	-	35	-	
Turn on Delay Time		$t_{d(on)}$	-	20	-	
Turn on Rise Time	$V_{DS}=50\text{V}, I_D=20\text{A}$	$t_r$	-	18	-	
Turn off Delay Time		$V_{GS}=10\text{V}, R_g=3.9\Omega$	$t_{d(off)}$	-	20	-
Turn off Fall Time	$t_f$		-	4	-	
<b>Drain-Source Body Diode</b>						
Diode Forward Voltage	$V_{GS}=0\text{V}, I_S=20\text{A}$	$V_{SD}$	-	-	1.3	V
Diode Continuous Forward Current	-	$I_S$	-	-	60	A
Diode Pulse Current		$I_{SM}$	-	-	250	A
Reverse Recovery Time	$I_S=20\text{A}, di/dt=100\text{A}/\mu\text{s}$	$t_{rr}$	-	43	-	ns
Reverse Recovery Charge		$Q_{rr}$	-	49	-	nC



# SMTR10N065LK3H

## N-Channel Enhancement Mode Field Effect Transistor

### RATINGS AND CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 Typical Transfer Characteristics




Fig.3 Gate Threshold Voltage vs. Junction Temperature




Fig.4 Static Drain-Source On-State Resistance vs. Gate-Source Voltage




Fig.5 Static Drain-Source On-State Resistance vs. Drain Current





Fig.6 Body Diode Forward Voltage vs. Source Current




# SMTR10N065LK3H


## N-Channel Enhancement Mode Field Effect Transistor




**Fig.7 Drain-Source On-State Resistance vs. Junction Temperature**




**Fig.8 Capacitance vs. Drain-Source Voltage**




**Fig.9 Breakdown Voltage vs. Junction Temperature**



**Fig.10 Drain-Source Leakage Current vs. Junction Temperature**



**Fig.11 Gate Charge Characteristics**



**Fig.12 Safe Operation Area**



# SMTR10N065LK3H

## N-Channel Enhancement Mode Field Effect Transistor




Fig.13 Maximum Transient Thermal Impedance




Fig.14 Maximum Transient Thermal Impedance




# SMTR10N065LK3H


N-Channel Enhancement Mode Field Effect Transistor

## PACKAGE DIMENSION


### TO-252



Top View



Bottom View



Side View


Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	2.10	2.50	0.083	0.098
A1	0.00	0.15	0.000	0.006
b	0.50	1.00	0.020	0.039
b1	0.65	1.15	0.026	0.045
b2	4.90	5.50	0.193	0.217
C	0.40	0.65	0.016	0.026
C1	0.40	0.65	0.016	0.026
D	5.60	6.20	0.220	0.244
D1	5.00	5.40	0.197	0.213
E	6.10	6.70	0.240	0.264
E1	4.60	5.00	0.181	0.197
e	Typ. 2.30		Typ. 0.091	
e1	Typ. 4.60		Typ. 0.181	
H	9.00	10.70	0.354	0.421
L	1.40	1.78	0.055	0.070
L1	0.85	1.20	0.033	0.047
L2	0.51	1.10	0.020	0.043



# SMTR10N065LK3H

*N-Channel Enhancement Mode Field Effect Transistor*

## **SUGGESTED SOLDER PAD LAYOUT**



**Unit :mm**

PACKAGE	A	B	C	D	E	F
TO-252	7.00	7.00	11.60	2.50	2.30	1.50