




SMP0421KWTH


P-Channel Enhancement Mode Field Effect Transistor

FEATURES

- Fast switching speed
- ESD protected gate
- Suffix "H" indicates Halogen-free parts, ex.SMP0421KWTH



D	Drain
G	Gate
S	Source



Dimensions in inch and (millimeter)

Maximum Ratings ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 10	V
Drain Current	I_D	-350	mA
Pulsed Drain Current (Note 1)	I_{DM}	-1400	mA
Power Dissipation (Note 2)	P_D	250	mW
Thermal Resistance from Junction to Ambient (Note 2)	$R_{\theta JA}$	500	$^\circ\text{C}/\text{W}$
Operating and Storage Temperature Range	T_J, T_{stg}	- 55 to + 150	$^\circ\text{C}$

Note :

1. Pulse Width $\leq 10\mu\text{s}$, Duty Cycle $\leq 1\%$, Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)} = 150^\circ\text{C}$.
2. Device mounted on FR-4 substrate PC board, with minimum recommended pad layout.



SMP0421KWTB

P-Channel Enhancement Mode Field Effect Transistor

Electrical Characteristics($T_A=25\text{ }^\circ\text{C}$ unless otherwise specified)

Parameter	Conditions	Symbol	Min.	Typ.	Max.	Unit
Static						
Drain Source Breakdown Voltage	$I_D=-250\mu\text{A}$	$V_{(BR)DSS}$	-20	-	-	V
Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	$V_{GS(th)}$	-0.45	-	-0.90	V
Zero Gate Voltage Drain Current	$V_{DS}=-20\text{V}$	I_{DSS}	-	-	-0.1	μA
Gate-Body Leakage Current	$V_{GS}=\pm 10\text{V}$	I_{GSS}	-	-	± 10	μA
Drain-Source On-State Resistance	$V_{GS}=-4.5\text{V}, I_D=-350\text{mA}$	$R_{DS(on)}$	-	-	0.9	Ω
	$V_{GS}=-2.5\text{V}, I_D=-300\text{mA}$		-	-	1.2	
Forward Transconductance	$V_{DS}=-5\text{V}, I_D=-350\text{mA}$	g_{FS}	-	1	-	S
Dynamic						
Total Gate Charge	$V_{DS}=-10\text{V}, V_{GS}=-2.5\text{V}, I_D=-0.3\text{A}$	Q_g	-	0.60	-	nC
			-	1.10	-	
			-	1.10	-	
Gate-Source Charge	$V_{DS}=-10\text{V}, V_{GS}=-4.5\text{V}, I_D=-0.3\text{A}$	Q_{gs}	-	0.24	-	nC
Gate-Drain Charge		Q_{gd}	-	0.10	-	
Input Capacitance	$V_{DS}=-10\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$	C_{iss}	-	45	-	pF
Output Capacitance		C_{oss}	-	15	-	
Reverse Transfer Capacitance		C_{rss}	-	7	-	
Turn-On Delay Time	$V_{DS}=-10\text{V}, I_D=-1\text{A},$ $V_{GS}=-4.5\text{V}, R_g=3.3\Omega$	$t_{d(on)}$	-	57	-	ns
Turn-On Rise Time		t_r	-	40	-	
Turn-Off Delay Time		$t_{d(off)}$	-	34	-	
Turn-Off Fall Time		t_f	-	16	-	
Drain-Source Body Diode						
Drain-Source Diode Forward Voltage	$I_S=-0.15\text{A}, V_{GS}=0\text{V}$	V_{SD}	-	-	-1.2	V
Diode Continuous Forward Current	-	I_S	-	-	-350	mA
Reverse Recovery Time	$I_S=-1\text{A}, di/dt=50\text{A}/\mu\text{s}$	t_{rr}	-	88	-	ns
Reverse Recovery Charge		Q_{rr}	-	16	-	nC



RATINGS AND CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 Typical Transfer Characteristics




Fig.3 Gate Threshold Voltage vs. Junction Temperature




Fig.4 Static Drain-Source On-State Resistance vs. Gate-Source Voltage




Fig.5 Static Drain-Source On-State Resistance vs. Drain current




Fig.6 Typical Forward Characteristic




Fig.7 On-Resistance vs. Junction Temperature




Fig.8 Capacitance vs. Drain-Source Voltage




Fig.9 Breakdown Voltage vs. Junction Temperature




Fig.10 Drain-Source Leakage Current vs. Junction Temperature





Fig.11 Gate Charge



SMP0421KWTH

P-Channel Enhancement Mode Field Effect Transistor

TAPE & REEL SPECIFICATION



Item	Symbol	SOT-523
Carrier width	A ₀	*
Carrier length	B ₀	
Carrier depth	K ₀	
Sprocket hole	d	1.50 ± 0.10
Reel outside diameter	D	178.00 ± 2.00
Feed hole width	D ₀	13.00 ± 0.50
Reel inner diameter	D ₁	MIN. 50.00
Sprocket hole position	E	1.75 ± 0.10
Punch hole position	F	3.50 ± 0.10
Sprocket hole pitch	P ₀	4.00 ± 0.10
Punch hole pitch	P ₁	4.00 ± 0.10
Embossment center	P ₂	2.00 ± 0.10
Overall tape thickness	T	0.20 ± 0.05
Tape width	W	8.00 ± 0.20
Reel width	W ₁	MAX. 14.50

Note *: A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min. to 0.5 mm max.

ORDER INFORMATION


Part Number	Marking Code	Reel Size	Quantity
SMP0421KWTH	WA	7"	4,000



SMP0421KWTH

P-Channel Enhancement Mode Field Effect Transistor

SUGGESTED SOLDER PAD LAYOUT



Unit :mm

PACKAGE	A	B	C	D
SOT-523	0.70	0.60	1.30	1.00