





SMG06N2UKLP

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- Advanced Trench Cell Design
- Extremely Low Threshold Voltage
- ESD Protected
- Suffix "H" indicates Halogen-free parts, ex. SMG06N2UKLPH



Maximum Ratings ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	60	V
Gate-Source Voltage	V_{GSS}	± 20	V
Drain Current	I_D	350	mA
Peak Drain Current	I_{DM}	1.2	A
Total Power Dissipation	P_{tot}	223	mW
Thermal Resistance from Junction to Ambient (Note 1)	$R_{\theta JA}$	560	$^\circ\text{C}/\text{W}$
Operating and Storage Temperature Range	T_J, T_{stg}	- 55 to + 150	$^\circ\text{C}$

Note :

1. $R_{\theta JA}$ is the sum of the junction to case and case to ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. mounted on a 1 inch square pad of copper



SMG06N2UKLP

N-Channel Enhancement Mode Field Effect Transistor

Electrical Characteristics ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Parameter	Conditions	Symbol	Min.	Typ.	Max.	Unit
Static						
Drain Source Breakdown Voltage	$I_D = 250\mu\text{A}$	BV_{DSS}	60	-	-	V
Zero Gate Voltage Drain Current	$V_{DS} = 48\text{V}$	I_{DSS}	-	-	1	μA
Gate Source Leakage Current	$V_{GS} = \pm 20\text{V}$	I_{GSS}	-	-	± 10	μA
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	$V_{GS(th)}$	0.80	-	1.25	V
Static Drain Source On-Resistance	$V_{GS} = 10\text{V}, I_D = 500\text{mA}$	$R_{DS(on)}$	-	-	1.4	Ω
	$V_{GS} = 4.5\text{V}, I_D = 200\text{mA}$		-	-	2.2	
	$V_{GS} = 2.5\text{V}, I_D = 100\text{mA}$		-	-	4.0	
Dynamic						
Gate Resistance	$V_{DS} = 0, V_{GS} = 0, f = 1\text{MHz}$	R_g	-	100	-	Ω
Total Gate Charge	$V_{DS} = 25\text{V}, I_D = 1\text{A}, V_{GS} = 10\text{V}$	Q_g	-	1.9	-	nC
Gate-Source Charge		Q_{gs}	-	0.5	-	nC
Gate-Drain Charge		Q_{gd}	-	0.2	-	nC
Input Capacitance		C_{iss}	-	32.0	-	pF
Output Capacitance	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1\text{MHz}$	C_{oss}	-	10.8	-	pF
Reverse Transfer Capacitance		C_{rss}	-	7.8	-	pF
Turn-On Delay Time	$V_{GS} = 10\text{V}, V_{DS} = 30\text{V}, R_G = 25\Omega, I_D = 0.5\text{A}, R_L = 60\Omega$	$t_{d(on)}$	-	3.8	-	ns
Turn-On Rise Time		t_r	-	3.4	-	ns
Turn-Off Delay Time		$t_{d(off)}$	-	19.0	-	ns
Turn-Off Fall Time		t_f	-	12.0	-	ns
Drain-Source Body Diode						
Diode Forward Voltage	$V_{GS} = 0\text{V}, I_S = 500\text{mA}$	V_{SD}	-	-	1.5	V



SMG06N2UKLP

N-Channel Enhancement Mode Field Effect Transistor

RATINGS AND CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 Typical Transfer Characteristics




Fig.3 On-Resistance vs. Junction Temperature




Fig.4 Capacitance vs. Drain-Source Voltage




Fig.5 Static Drain-Source On-State Resistance vs. Drain current




Fig.6 Gate Threshold Voltage vs. Junction Temperature



SMG06N2UKLP

N-Channel Enhancement Mode Field Effect Transistor




Fig.7 Static Drain-Source On-State Resistance vs Gate-Source Voltage




Fig.8 Breakdown Voltage vs Junction Temperature




Fig.9 Diode Forward Voltage vs Drain Current






Fig.10 Gate Charge Characteristics



SMG06N2UKLP

N-Channel Enhancement Mode Field Effect Transistor

TAPE & REEL SPECIFICATION




Item	Symbol	DFN1006-3
Carrier width	A ₀	0.85 ± 0.10
Carrier length	B ₀	1.25 ± 0.10
Carrier depth	K	0.60 ± 0.10
Sprocket hole	d	1.50 ± 0.10
Reel outside diameter	D	178.00 ± 2.00
Feed hole width	D ₀	13.00 ± 0.50
Reel inner diameter	D ₁	MIN. 54.00
Sprocket hole position	E	1.75 ± 0.10
Punch hole position	F	3.50 ± 0.10
Sprocket hole pitch	P ₀	4.00 ± 0.10
Punch hole pitch	P ₁	2.00 ± 0.10
Embossment center	P ₂	2.00 ± 0.10
Overall tape thickness	T	MAX. 0.60
Tape width	W	8.00 ± 0.30
Reel width	W1	8.40 ± 1.50

ORDER INFORMATION

Package	Reel Size	Quantity
DFN1006-3	7"	10,000

MARKING CODE




"MQ" = Part No.
 ". " = Halogen Free
 "YM" = Date Code
 "Y" = Year
 "M" = Month



SMG06N2UKLP

N-Channel Enhancement Mode Field Effect Transistor

SUGGESTED SOLDER PAD LAYOUT



Unit : mm

PACKAGE	A	B	C	D	E	F
DFN1006-3	0.70	0.40	0.30	0.40	0.25	0.20