




ABSS84KH


P-Channel Enhancement Mode Field Effect Transistor

FEATURES

- AEC-Q101 Qualified.
- ESD protected gate.
- Suffix "H" indicates Halogen-free parts, ex. ABSS84KH.



D	Drain
G	Gate
S	Source



Dimensions in inch and (millimeter)

Maximum Ratings ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	-0.18	A
Pulsed Drain Current (Note 1)	I_{DM}	-0.7	A
Power Dissipation	P_D	0.225	W
Thermal Resistance from Junction to Ambient (Note 2)	$R_{\theta JA}$	556	$^\circ\text{C}/\text{W}$
(Note 3)		265	
Operating and Storage Temperature Range	T_J, T_{stg}	- 55 to + 150	$^\circ\text{C}$

Note :

1. Pulse Test: Pulse Width $\leq 100\mu\text{s}$, Duty Cycle $\leq 2\%$, Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)} = 150^\circ\text{C}$.
2. Device mounted on FR-4 substrate PC board, with minimum recommended pad layout.
3. Device mounted on FR-4 substrate PC board, 2oz copper, with 1-inch² square copper plate.



ABSS84KH

P-Channel Enhancement Mode Field Effect Transistor

Electrical Characteristics ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Parameter	Conditions	Symbol	Min.	Typ.	Max.	Unit
Static						
Drain Source Breakdown Voltage	$I_D = -250\mu\text{A}$	$V_{(BR)DSS}$	-60	-	-	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	$V_{GS(th)}$	-0.9	-	-2.0	V
Zero Gate Voltage Drain Current	$V_{DS} = -25\text{V}$	I_{DSS}	-	-	-0.1	μA
	$V_{DS} = -60\text{V}$		-	-	-1	
Gate-Body Leakage Current	$V_{GS} = \pm 20\text{V}$	I_{GSS}	-	-	± 10	μA
Drain-Source On-State Resistance	$V_{GS} = -5\text{V}, I_D = -0.1\text{A}$	$R_{DS(on)}$	-	2.6	10.0	Ω
Dynamic						
Forward Transfer Admittance	$V_{DS} = -25\text{V}, I_D = -0.1\text{A}, f = 1\text{kHz}$	g_{fs}	50	-	-	mS
Total Gate Charge	$V_{DS} = -25\text{V}, I_D = -0.1\text{A}, V_{GS} = -4.5\text{V}$	Q_g	-	1.1	-	nC
Gate-Source Charge		Q_{gs}	-	0.3	-	
Gate-Drain Charge		Q_{gd}	-	0.2	-	
Input Capacitance	$V_{DS} = -30\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$	C_{iss}	-	38	-	pF
Output Capacitance		C_{oss}	-	9	-	
Reverse Transfer Capacitance		C_{rss}	-	6	-	
Turn-On Delay Time	$V_{DS} = -25\text{V}, V_{GS} = -10\text{V}, I_D = -0.1\text{A}, R_g = 6.8\Omega$	$t_{d(on)}$	-	14	-	ns
Turn-On Rise Time		t_r	-	4	-	
Turn-Off Delay Time		$t_{d(off)}$	-	15	-	
Turn-Off Fall Time		t_f	-	77	-	
Drain-Source Body Diode						
Drain-Source Diode Forward Voltage	$I_S = -0.5\text{A}$	V_{SD}	-	-	-1.2	V
Reverse Recovery Time	$I_S = -0.1\text{A}, di/dt = 100\text{A}/\mu\text{s}$	t_{rr}	-	60	-	ns
Reverse Recovery Charge		Q_{rr}	-	58	-	nC



ABSS84KH

P-Channel Enhancement Mode Field Effect Transistor

RATINGS AND CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 Typical Transfer Characteristics




Fig.3 Gate Threshold Voltage vs. Junction Temperature




Fig.4 Static Drain-Source On-State Resistance vs. Gate-Source Voltage




Fig.5 Static Drain-Source On-State Resistance vs. Drain Current




Fig.6 Body Diode Forward Voltage vs. Source Current



ABSS84KH

P-Channel Enhancement Mode Field Effect Transistor




Fig.7 Drain-Source On-State Resistance vs. Junction Temperature




Fig.8 Capacitance vs. Drain-Source Voltage




Fig.9 Gate Charge




Fig.10 Drain-Source Leakage Current vs. Junction Temperature





Fig.11 Breakdown Voltage vs. Junction Temperature



ABSS84KH

P-Channel Enhancement Mode Field Effect Transistor

TAPE & REEL SPECIFICATION



Item	Symbol	SOT-23
Carrier width	A_0	*
Carrier length	B_0	
Carrier depth	K_0	
Sprocket hole	d	1.50 ± 0.10
Reel outside diameter	D	178.00 ± 2.00
Feed hole width	D_0	13.00 ± 0.50
Reel inner diameter	D_1	MIN. 50.00
Sprocket hole position	E	1.75 ± 0.10
Punch hole position	F	3.50 ± 0.10
Sprocket hole pitch	P_0	4.00 ± 0.10
Punch hole pitch	P_1	4.00 ± 0.10
Embossment center	P_2	2.00 ± 0.10
Overall tape thickness	T	0.20 ± 0.05
Tape width	W	8.00 ± 0.20
Reel width	W1	MAX. 14.50

Note *: A_0 , B_0 , and K_0 are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min. to 0.5 mm max.

ORDER INFORMATION


Part Number	Marking Code	Reel Size	Quantity
ABSS84KH	VY	7"	3,000



ABSS84KH

P-Channel Enhancement Mode Field Effect Transistor

SUGGESTED SOLDER PAD LAYOUT



Unit :mm

PACKAGE	A	B	C	D
SOT-23	1.00	0.80	2.00	1.90